# SENSYLINK Microelectronics

# (CT1820B) Single-Wire Digital Temperature Sensor

CT1820B is a Digital Temperature Sensor with  $\pm 0.5^{\circ}$ C Accuracy over -10°C to 80°C.It is ideally used in Multi point Temperature Cable and General Temperature Monitor etc.



## **Table of Contents**

DESCRIPTION	4
FEATURES	4
APPLICATIONS	4
PIN CONFIGURATIONS (TOP VIEW)	4
TYPICAL APPLICATION	
PIN DESCRIPTION	
FUNCTION BLOCK	
ORDERING INFORMATION	
ABSOLUTE MAXIMUM RATINGS (NOTE3)	
RECOMMENDED OPERATING CONDITIONS	
ELECTRICAL CHARACTERISTICS (NOTE4)	8
1 FUNCTION DESCRIPTIONS	11
1.1 TEMPERATURE DATA [BYTE ADD: 0x00, 0x01]	11
1.2 TEMPERATURE ALARM SETUP, TH & TL [BYTE ADD: 0x02, 0x03]	12
1.3 CONFIG REGISTER [BYTE ADD: 0x04]	
1.4 ROM FUNCTION COMMAND	
1.4.1 Read ROM [0x33]	
1.4.2 Match ROM [0x55]	
1.4.3 Search ROM [0xF0]	
1.4.4 Skip ROM [0xCC]	
1.5 DEVICE FUNCTION COMMAND	
1.5.1 Write Register [0x4E]	
1.5.2 Read Register [0xBE]	
1.5.3 Temperature Conversion [0x44]	
1.5.4 Read Power Mode [0xB4]	
1.5.5 Recall TH, TL [0xB8]	
1.5.6 Copy TH, TL [0x48]	
1.5.7 Load All Registers from Memory [0xC7]	
1.6 CRC GENERATOR	
1.7 64-BITS ROM ID	15
2 SINGLE-WIRE BUS	16
3 SOFTWARE REFERENCE CODE	20
PACKAGE OUTLINE DIMENSIONS (TO-92)	22
PACKAGE OUTLINE DIMENSIONS (TO-92S-2)	23
PACKAGE OUTLINE DIMENSIONS (MSOP-8)	
RECOMMEND LAND PATTERN LAYOUT (MSOP-8)	
PACKAGE OUTLINE DIMENSIONS (SOP-8)	
RECOMMEND LAND PATTERN LAYOUT (SOP-8)	
PACKING INFORMATION	
REVISION HISTORY	





# **Figures and Tables**

Figure 1. Typical Application of CT1820B	4
Figure 2. CT1820B function block	5
Figure 3. Single-Wire Communication Protocol	
Operation Diagram	9
Figure 4. 64-bit ROM ID Definition	9
Figure 5. 8-bit CRC Code Generator Diagram	9
Figure 6. Register map	10
Figure 7 Device Reset Timing Diagram	17
Figure 8 Read/Write Timing Slot Diagram	18
Figure 9 Multi Devices in Single-Wire Line	19
Figure 10 Multi devices in parasitic power suppl	y mode
	19

Table 1. 16-bit Temperature Data Format [MSE	s, LSB]
	11
Table 2. Temperature Data in Register	12
Table 3. Temperature Limit Threshold Bit Defir	nition 12
Table 4. Config Register Definition	12



#### **Description**

CT1820B is a digital temperature sensor with  $\pm$  0.5°C(Max.) accuracy over -10°C to 80°C. Temperature data can be read out directly via Single-Wire interface (compatible with 1-wire bus in protocol) by MCU. Each chip has a unique 64-bit ROM ID, which allows multiple devices to connect the same Single-Wire bus. MCU can distinguish and access each device individually by different ROM ID.

It includes a high precision band-gap circuit, a 13-bit analog to digital converter that can offer 0.0625°C resolution, a calibration unit with non-volatile memory, 8-bit CRC generator and a digital interface block.

It has programmable temperature alarm feature with high/low trigger temperature point.

Available package:TO-92, TO-92S-2, MSOP-8, SOP-8.


#### **Features**

- Operation Voltage: 1.8V to 5.5V
- Operating Current: 38uA during temperature conversion
- Average Current: 1.5uA (Typ.) at 1 Con/s
- Standby Current: 0.1uA (Typ.), 1.0uA (Max.)
- Temperature conversion time:30ms at 13-bit
- Temperature Accuracy:
   ±0.5°C(Max.) from -10°C to 80°C
   ±1.5°C(Max.) from -50°C to 125°C
- 13-bit ADC for 0.0625°C resolution
- Compatible with DS18B20 with performance improved
- Temperature Range: -50°C to 150°C


## **Applications**

- Multi point temperature cable
- General Temperature Monitor


## **PIN Configurations (Top View)**




TO-92 (package code Z)



MSOP-8 (package code MM)



TO-92S-2 (package code Z2)



SOP-8 (package code M)

#### **Typical Application**

NOTE1. Prefer to use strong pull up setup during COPY operation.




Figure 1. Typical Application of CT1820B



## **Pin Description**

	PIN Name			PIN No.	Description
TO-92	TO-92S-2	MSOP-8	SOP-8	PIN NO.	Description
1	1	4	5	GND	Ground pin.
2	2	1	4	DIO	Digital interface data input and output pin, Generally it is ok to connect a pull-up resistor (between 1.0k and 3.0k) to Vcc in single sensor and normal power supply applications. In long distance cable communication, with multi sensors and parasitic power supply application, it is better to use strong pull-up design, like using an individual MOSFET instead of pull-up resistor.
3		8	3	Vcc	Power supply input pin. In normal power supply mode, connect a 100nF to 1.0uF ceramic cap to ground. In parasitic power supply mode, connect to ground.
		2,3,5,6,7	1,2,6,7,8	NC	Not connected

## **Function Block**





Figure 2. CT1820B function block



## **Ordering Information**



Order PN	Accuracy	Green <sup>1</sup>	Package	Marking ID <sup>2</sup>	Packing	MPQ	Operation Temperature
CT1820BZ	±0.5°C	Halogen free	TO-92	1820B YWWAXX	Bulk	1,000	-50°C~+150°C
CT1820BZ2	±0.5°C	Halogen free	TO-92S-2	1820B YWWAXX	Bulk	1,000	-50°C~+150°C
CT1820BMMR	±0.5°C	Halogen free	MSOP-8	1820B YWWAXX	Tape &Reel	3,000	-50°C~+150°C
CT1820BMR	±0.5°C	Halogen free	SOP-8	1820B YWWAXX	Tape &Reel	4,000	-50°C~+150°C

#### Note 2

1. Based on ROHS Y2012 spec, Halogen free covers lead free. So most package types Sensylink offers only states halogen free, instead of lead free.

2. Marking ID includes 2 rows of characters. In general, the 1st row of characters is part number, and the 2nd row of characters are date code plus production information and trace code.



## **Absolute Maximum Ratings (Note3)**

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc to GND	-0.3 to 5.5	V
DIO pin Voltage	V <sub>IO</sub> to GND	-0.3 to 5.5	V
Operation junction temperature	TJ	-50 to 150	°C
Storage temperature Range	T <sub>STG</sub>	-65 to 150	°C
Lead Temperature (Soldering, 10 Seconds)	TLEAD	260	°C
ESD MM	ESD <sub>MM</sub>	600	V
ESD HBM	ESD <sub>HBM</sub>	6000	V
ESD CDM	ESD <sub>CDM</sub>	1000	V

#### Note3

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at the "Absolute Maximum Ratings" conditions or any other conditions beyond those indicated under "Recommended Operating Conditions" is not recommended. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
- 2. Using 2oz dual layer (Top, Bottom) FR4 PCB with 4x4 mm<sup>2</sup> cooper as thermal PAD

### **Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	1.8 ~ 5.5	V
Ambient Operation Temperature Range	T <sub>A</sub>	-50~ +150	°C



## **Electrical Characteristics (Note4)**

Test Conditions: V<sub>CC</sub> =3.0V to 5.5V, T<sub>A</sub>=25°C unless otherwise specified. All limits are 100% tested at T<sub>A</sub>=25°C.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	Vcc		1.8		5.5	V
		Vcc= 3.0-5.0V, T <sub>A</sub> = -10°C to 80°C	-0.5		0.5	°C
Temperature Accuracy	T <sub>AC</sub>	Vcc = 3.0-5.0V, T <sub>A</sub> = -40°C to 120°C	-0.8		0.8	°C
l l l l l l l l l l l l l l l l l l l	TAC	Vcc = 1.8-5.5V, T <sub>A</sub> = -40°C to 120°C	-1.0		1.0	°C
		Vcc = 1.8-5.5V, T <sub>A</sub> = -50°C to 125°C	-1.5		1.5	οС
Temperature Resolution		13-bit ADC		0.0625		οС
Operating Current	loc	during Temperature conversion		38		uA
Average Consumption Current	I <sub>AC</sub>	Once time T-conversion per second		1.5		uA
Shutdown Current	SHUTDOWN	Idle, not temperature conversion		0.1	1.0	uA
Conversion time	tcon	From active to finish completely		30		ms
Digital Interface, DIO						
Logic Input Capacitance	C <sub>IL</sub>			20		pF
Logic Input High Voltage	ViH	Normal power supply mode	2.2		Vcc+0.3	V
Logic Input High Voltage	VIH	Parasitic power supply mode	3.0		Vcc+0.3	V
Logic Input Low Voltage	VIL		-0.3		0.8	V
Logic Input Current	I <sub>INL</sub>	DIO Active, Voltage 0.4V	4.0			mA
Logic Leakage Current	ILK	DIO Inactive	<b>-</b> 2.0		2.0	uA
Communication Timing, DIO						
Single-Wire Communication Clock	T <sub>CLK</sub>			15		us
Recovery time	t <sub>REC</sub>		3.0			us
Time slot for "0" or "1"	tslот		4*T <sup>(3)</sup> + t <sub>REC</sub>			us
Device Reset Low Time	treset			32*T		us
Device Reset High Response Time	t <sub>PDH</sub>			2*T		us
Device Reset Low Response Time	t <sub>PDL</sub>			8*T		us
Device Reset Response Sampling Time	t <sub>HSP</sub>		2*T		10*T	us
Write '0' Low Time'	twoL		4*T		8*T	us
Write '1' Low Time'	t <sub>W1L</sub>		2.0		1*T	us
Read bit Low Time	t <sub>RL</sub>		2.5		1*T	us
Read bit sampling Time	t <sub>HSR</sub>		t <sub>RL</sub>		2*T	us
EEPROM						
Program time		COPY operation		7	15	ms
Program Voltage			4.5		Vcc	V
Program current					5	mA
Endurance			10k			Write cycles
Data retention		125°C	10	-		Years

#### Note 4:

- 1. All devices are 100% production tested at TA = 25°C; All specifications over full temperature range is guaranteed by design, not production tested.
- 2. For COPY TH, TL operation [command code, 0x48], the minimum voltage is 4.5V.
- 3.  $T=T_{CLK}$



Part 1	Part 2	Part 3
Reset	ROM Function Command and/or	Data Tx/Rx
	Device Function Command	
1. Device Reset	1. ROM Function Command, including:	Including,
Pull-low DIO pin with	1). Read ROM0x33	1. Read Data from the
450us to 650us duration.	2). Match ROM0x55	chip, or
	3). Search ROM0xF0	2. Write Data into register.
	4). Skip ROM0xCC	
	5). Search Temperature Alarm ROM ID0xEC	
	2. Device Function Command, including:	
	1). Write Register0x4E	
	2). Read Register0xBE	
	3). Temperature Conversion0x44	
	4). Read Power Mode0xB4	
	5). Recall TH, TL from Memory0xB8	
	6). Copy TH, TL Register0x48	
	7). Load data from Memory into Register0xC7	

Figure 3. Single-Wire Communication Protocol Operation Diagram

8bi	8bits 48 bits				8 bits	
CRC Code			Serial Number		Family	y Code
$[X^8 + X^5 + X^4 + 1]$			[48-bit, factory trimmed]		(O)	(28]
MSB	LSB	MSB		LSB	MSB	LSB

Figure 4. 64-bit ROMID Definition




Figure 5. 8-bit CRC Code Generator Diagram



Byte	Attribution	Register De	finition	Default Value
Address	(Note5)	Name	Description	
0x00	R/O	TLSB	Temperature Data, LSB Byte	0x50
0x01	R/O	TMSB	Temperature Data, MSB Byte	0x05
0x02	R/W	TH	Upper Alarm trigger Temperature	0x55
0x03	R/W	TL	Lower Alarm trigger Temperature	0x00
0x04	R/O	CONFIG	Configuration Register	0x6F
0x05	R/O	Reserved	Reserved Byte 0	0x00
0x06	R/O	Reserved	Reserved Byte 1	0x00
0x07	R/O	Reserved	Reserved Byte 2	0xFF
0x08	R/O	CRC	CRC Code Byte (8-bit)	0x2E

Figure 6. Register map

#### Note 5:

- 1. In Attribution column, R/O means read only; R/W means readable/writable.
- 2. For TH, TL registers, data can be changed by writing Register command, 0x4E. Register data will be written into EEPROM using COPY command, 0x48. And register data will be updated, using load data command, 0xC7, or after power on reset.
- 3. For CONFIG register, all bits are read only attribution; DO NOT try to write any data into these bits.



#### 1 Function Descriptions

The chip can sense temperature and convert it into digital data by a 13-bit ADC. Also the chip supports user-programmable high/low trigger temperature settings. Each chip has a unique 64-bit ROM ID, which allows multiple devices to connect the same Single-Wire bus. MCU can distinguish and access each device individually by different ROM ID. The protocol of Single-Wire interface is shown in Figure-3. Generally, one complete communication with host, like MCU, should include Part1, Part2 and Part3.For Search ROM, it is an exception. The device supports 5 ROM function commands and 7 Device Function commands. First, the host issues device reset to initialize communication, then issues ROM function commands after response by the chip; then after successful completion, the chip can be accessed via above Device function commands by the host. CT1820B can be powered by the local power supply; it can also be powered from the communication line, which is called parasitic power supply. It is recommended to force power supply pin at Vcc pin for high precision temperature application. The chip has 8 registers; the register address is from 0x00 to ox07. And each register has 8-bits, 1-byte. The last byte, 9th-byte is CRC code generated by above 8 bytes register data. The detail information is shown as above Figure 6. All registers data can be read out by read register command, 0x8E. TH, TL register can be written by writte register command 0x4E.

#### 1.1 Temperature Data [Byte Add: 0x00, 0x01]

The major function of the chip is to measure temperature. The A-to-D converter resolution of the sensor is 13 bit, corresponding to 0.0625°C. The CT1820B powers up in a low-power idle state. To initiate a temperature measurement and A-to-D conversion, the host has to issue a Temperature Conversion command [0x44h]. After the conversion, the temperature data is updated and stored in the 2-byte temperature register, TLSB [0x00] and TMSB [0x01], and then the chip returns to idle state. The temperature data is stored in the temperature register as a 13-bit sign-extended two's complement format in degrees Celsius. It is composed by 4 'S' bits (signature) and 12 'DATA' bits. The signature bits(S) indicate if the temperature is positive or negative: for positive numbers S = 0 and for negative numbers S = 1. The 'DATA' bits express the temperature in Celsius degree directly, and the resolution is 0.0625°C, and the expressed range is from -255°C to +255°C. The maximum operation temperature range of the chip is -50°C to +150°C, since the chip is based on semiconductor process and material. The default temperature data is 85°C after power-on reset. Below tables show the examples of digital output data and the corresponding temperature (°C).

rable 1. 10-bit remperature bata i official [MOD, LOD]							
Temperature (°C)	16-bit Digital Output (HEX)	16-bit Digital Output (BIN)					
+150.0000	0x0960	0000, 1001, 0110, 0000					
+125.5625	0x07D9	0000, 0111, 1101, 1001					
+85.9375	0x055F	0000, 0101, 0101, 1111					
+25.0625	0x0191	0000, 0001, 1001, 0001					
+10.1250	0x00A2	0000, 0000, 1010, 0010					
+0.6875	0x000B	0000, 0000, 0000, 1011					
0.0000	0x0000	0000, 0000, 0000, 0000					
-0.5000	0xFFF8	1111, 1111, 1111, 1000					
-10.1250	0xFF5E	1111, 1111, 0101, 1110					
-25.0625	0xFE6F	1111, 1110, 0110, 1111					
-50.0000	0xFCE0	1111, 1100, 1110, 0000					

Table 1. 16-bit Temperature Data Format [MSB. LSB]



Table 2. Temperature Data in Register

	Byte Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
LSB	0x00	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20	2-1	<b>2</b> -2	<b>2</b> -3	2-4
Celsius degree[°C]		8	4	2	1	0.5	0.25	0.125	0.0625
MSB	0x01	S	S	S	S	2 <sup>7</sup>	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	24
Celsius degree[°C]		sign	sign	sign	sign	128	64	32	16

#### 1.2 Temperature Alarm Setup, TH & TL [Byte Add: 0x02, 0x03]

Temperature conversion results will be automatically compared with the temperature alarm value setup by user to determine whether there is an alarm condition. Alarm threshold also uses 2's complement format with 8-bit (1 bit sign, S + 7 bits data). Alarm temperature is set to 1°C increments with 1-byte shown as below table. If the temperature conversion result is greater than or equal to TH value or less than the TL value, it will generate an alarm flag on single-wire bus. After a temperature alarm, the device will respond with a Search Temperature Alarm ROM ID command, 0xEC. If the result of the subsequent temperature conversion value is within the TH and TL defined range, the alarm condition is removed. The TH and TL registers data are stored with nonvolatile Memory, so they will retain data even the device is powered off. Also TH and TL can be accessed and changed using read or write register command. However, TH and TL data are loaded from memory every time after power on reset or using load data into register command 0xC7. Using COPY command 0x48 will save TH, TL register data into NV memory. For threshold temperature of TH, TL, the format is shown as below table.

Table 3. Temperature Limit Threshold Bit Definition

	Byte Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TH	0x02	S	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	24	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20
Celsius degree[°C]		sign	64	32	16	8	4	2	1
Default [0x55, 85°C]		0	1	0	1	0	1	0	1
TL	0x03	S	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	24	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20
Celsius degree[°C]		sign	64	32	16	8	4	2	1
Default [0x00, 0°C]		0	0	0	0	0	0	0	0

#### 1.3 Config Register [Byte Add: 0x04]

The chip has an 8-bit (1-Bytes) configuration register, bit0, bit1, bit2, bit4 and bit7 are reserved for testing and do not try to write any data into this register via write register command, 0x4E. Also user can read out this register data. And the register will reset to default data after power-up. 8 bits definition is shown as below table.

Table 4. Config Register Definition

Byte Add, 0x04	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Definition	Reserved	N/A	N/A	Reserved	N/A	Reserved	Reserved	Reserved
Attribution	R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
Default, 0x7F	0	1	1	1	1	1	1	1



#### 1.4 ROM Function Command

After the host detects a presence pulse, it can issue a ROM function command. These commands are related to each device's unique 64-Bit ROM ID code, allowing multiple Single-Wire devices connected on a single bus line. These commands also allow the host to detect the number of Single-Wire devices and the types, and whether a device is in the alarm state. Each device supports basic 5 kinds ROM command (the actual situation relates to the specific part no.), each command code length is 8-bit. Before Device Function commands are issued, the host must submit the appropriate ROM Function command. And there is a brief description for each ROM Function command and the usage.

#### 1.4.1 Read ROM [0x33]

This ROM command only applies to one device on Single-Wire bus. It allows the host to read directly the device's 64-Bit ROM ID code without performing a search ROM. If the command is used for multi-node connections, data conflict is inevitable because each device will respond to this command at same time.

#### 1.4.2 Match ROM [0x55]

This command is followed by 64-ROM ID allowing the host to access a specified Single-Wire device in multi-node connections. Only when the slave device completely matches 64-Bit ROM ID, it will respond to the function command that host issued; all other devices will wait for a reset pulse.

#### 1.4.3 **Search ROM [0xF0]**

When the system powers up, the host must identify all Single-Wire devices' ROM ID codes on the bus. And therefore the host can determine the number and the type of devices. By repeatedly performing a Search ROM command (Search ROM command followed by bits of data exchange), the host identifies all Single-Wire devices on the bus. If the bus has only one device, you can use the read ROM command to replace Search ROM command. After completion of each ROM search, the host must return to the first step in the command sequence (initialization).

#### 1.4.4 Skip ROM [0xCC]

In a single-node application, the host can use this command to quickly access the device on the bus without issuing identical ROM ID code information, which saves corresponding time instead of sending the 64-Bit ROMID. However, in a multi-node application, if the host wants all devices on the bus to perform the same subsequent function command, the host can also use the Skip ROM command. For example, the host issues a Skip ROM command before a Temperature Conversion [0x44] command; then all the CT1820Bdevices on the same bus will begin the temperature conversion simultaneously. In this way it saves time for performing the entire temperature measurements and gets the temperature conversion results simultaneously. This example is particularly useful for the analysis of temperature fields. Please note, if user issue a Skip ROM command followed by a Read Register[0xBE] command (including other read command), this command can only be applied to a single node system; otherwise, multiple nodes will respond to the command and therefore cause conflicting communication data.

#### 1.4.5 Search Temperature Alarm ROM ID [0xEC]

Only those Single-Wire devices with temperature alarm flag respond to this command. This works exactly the same as the search ROM ID command, 0xF0. This command allows the host to determine which device has generated the temperature alarm (the temperature is higher than TH or lower than TL, etc.). In



the same way as Search ROM ID command, after the completion of the search cycle, the host must return to the first step in the command sequence.

#### 1.5 Device Function Command

Device Function command is similar as above ROM Function command such as read/write Register, start temperature conversion. And there is brief description for each Device Function command and the usage.

#### 1.5.1 Write Register [0x4E]

This command allows the host to write 2-bytes of data into CT1820Bregister. The first byte is TH register (byte address 0x02), the second byte the TL register (byte address 0x03). Data is transmitted starting from the least significant bit. Before the host sends a reset signal, these two bytes must be ready to be written; otherwise, it may lead to an error of incomplete data transfer.

#### 1.5.2 Read Register [0xBE]

This command allows the host to read the contents of the Register. Data transmission always starts from byte address0 (the least significant bit of the temperature register) and continues until finishing the remaining seven bytes of Registers. If the host continues to read, it reads the 9th byte, the 8-Bit CRC. The CRC is generated by CT1820Busing the same polynomial as ROMID CRC generator. CRC is sent in the original format. If only part of the register data is needed, the host can send a reset signal to end this reading operation.

#### 1.5.3 Temperature Conversion [0x44]

This command starts the temperature conversion. After the conversion is complete, the measured temperature data will be updated and stored into the registers (byte address, 0x00, 0x01.). CT1820B then returns to a low-power idle state. If the device is in "parasitic power mode", the host pulls Single-Wire bus into the strong state (the time value and resolution independent) after sending the command. In normal power supply mode, the host can monitor the process in each time slot. When the host reads the logic '1' instead of logic '0', which means the conversion is finished. In parasitic power supply mode, the host can wait one cycle conversion time (30ms in typical) at least, before read register operation.

#### 1.5.4 Read Power Mode [0xB4]

When this command is executed, the host will receive 0xFF if the chip is powered in normal supply mode (force power at Vcc pin), or receives 0x00 if the chip is powered in parasitic mode (Vcc pin is short to GND, the chip is powered by DIO pin)

#### 1.5.5 Recall TH, TL [0xB8]

This command will recall the TH and TL alarm values from NV memory, and copy them to the associated registers (Byte address, 0x02 and 0x03). After this command code is sent, the host sends a read time slot to monitor the recall process. When the host reads "1" instead of "0", it indicates that the data read back is complete. When the chip powers up every time, the register data is automatically loaded from the corresponding memory address as default data.

#### 1.5.6 Copy TH, TL [0x48]

This command copies the register contents of the TH and TL registers Data written by issuing Write



Register command [0x4E] into Memory. If the chip is used in parasite power mode, within 10µs (max) after this command is issued the host must switch to a strong pull-up condition on the Single-Wire bus for at least 10ms.

#### 1.5.7 Load All Registers from Memory [0xC7]

This command loads all data into the registers from memory. It can cover recall TH, TL command 0xB8, not only TH and TL data, but also all registers data can be loaded from memory. The effect of this command is the same as power-on the chip without removing power supply.

#### 1.6 CRC generator

CRC (Cyclic Redundancy Check) bytes are provided as part of the chip's 64-bit ROM ID code and in the 9<sup>th</sup> byte of the register. For the ROM ID code, CRC part is calculated based the first 56 bits and is contained in the most significant byte of the ROM ID code. The register CRC is calculated from the data stored in the Register, and therefore it changes when the data in the Register changes. The CRCs provide a method of data validation when the host read data from the chip. To verify that data has been read correctly, the host must do calculation the CRC based on the received data and then compare this value to either the ROM code CRC (for ROM reads) or to the Register CRC (for Register reads). If the calculated CRC matches the read CRC, the data has been received correctly. The comparison of CRC values and the decision to continue with an operation are determined entirely by the host. The equivalent polynomial function of the CRC (ROM or Register) is:

$$CRC = X^8 + X^5 + X^4 + 1$$

The host can re-calculate the CRC and compare it to the CRC values from the CT1820B using the polynomial generator shown in Figure 5. This circuit consists of a shift register and XOR gates, and the shift register bits are initialized to 0x00. Starting with the least significant bit of the ROM ID code or the least significant bit of byte 0x00 in the Register, one bit at a time should shifted into the shift register. After shifting in the 56th bit from the ROM or the most significant bit of byte 7 from the Register, the polynomial generator will contain the recalculated CRC. Next, the 8-bit ROM code or Register CRC from the CT1820B must be shifted into the circuit. At this point, if the re-calculated CRC was correct, the shift register will contain all 0s. The summarization for the CRC generator is shown as below, which can be used for software reference:

- a). Data input with LSB first;
- b). Polynomial is  $CRC = X^8 + X^5 + X^4 + 1$ ;
- c). Data movement is left shift;
- d). Initial data always is 0x00;
- e). Data length is 8-bit;

When put CRC data as input, the result must be the initial data, 0x00.

#### 1.7 64-bits ROM ID

Each CT1820B contains a unique ROM ID code as serial number. First 8 bits are Single-Wire family code, for this chip, it is 0x28, the next 48 bits are unique serial number, the last 8 bits is the CRC code generated based on previous 56 bits, shown in Figure 4. The shift register is first initialized to 0, then shifts the family code; each time shifted one bit, least significant bit first,. After the 8th bit of family code is shifted, it starts to shift 48 bits serial number. After the last bit of serial number is shifted, the shift register contains the CRC value. After shifting the 8-Bit CRC, all the bits of the shift register are same as initial data 0x00.



#### 2 Single-Wire Bus

Single-Wire bus system consists of a host and one or more salve devices. In any case, CT1820Bis slave device. The bus host could be a microcontroller or SoC. Discussion of Single-Wire bus system is divided into three parts: the hardware configuration, the operation sequence, Single-Wire timing and Multi Devices in Single-Wire Line.

#### 2.1 Hardware Configuration

According to the definition of Single-Wire bus system, it has only one data line physically. In order to facilitate this, each device on the bus needs to have open-drain or tri-state output, and CT1820B's Single-Wire port (DIO pin) uses an open-drain output. A typical circuit is shown in above Figure 1. Multi-node system consists of a Single-Wire host and multiple slave devices. CT1820B supports around 16kbps (default rate) of fixed and variable communication rate. Pull-up resistor depends primarily on the number of nodes, the communication distance and the line load. For example, with the communication distance of less than 20cm, a single node and an independent power supply condition, CT1820B requires an external  $1\sim3k\Omega$  (typical) pull-up resistor. If the communication distance is greater than 30m, you need a 1.0k or smaller pull-up resistor even with single-node and an independent power supply, Single-Wire bus idle state is high. If for some reason the device needs suspend temporally and then return to work, it must be placed on the bus idle state.

#### 2.2 Operation Sequence

To access CT1820B through Single-Wire port, the complete procedure is shown in previous Figure 3, it includes:

- ◆ Part 1, Device Reset, refer to below section for description in detail.
- ◆ Part 2, bus function command, including ROM Function command and Device Function command. In most cases, Device Function command is followed by ROM Function command. Sometimes, ROM Function command can be used independently without Device Function command, like Search ROM.
- ◆ Part3, Data Receiving/Transmitting, includes receive data from Single-Wire device or send data to Singe-Wire device. All Rx/Tx data is formed 1-byte as unit following after ROM/Device function command.

#### 2.3 Device Reset

When the chip is applied power first time, it will perform internal Device Reset action automatically, reset all registers as initial state, and recall memory data into register as default. All operations of Single-Wire bus always begin with a Device Reset. Device Reset consists of are set pulse sent by the host and a device responses pulse shown in below Figure. The presence pulse is used to notify the host that the chip is already connected on the bus. When a Single-Wire device sends a response pulse to the host, it tells the host that it is on the bus and ready to work. The host pulls the bus low for treeset period time, thus produces (Tx) Device Reset pulse. Then, the host releases the bus and goes into receive mode (Rx). When the bus is released, the bus is pulled up by an external pull-up resistor. When a Single-Wire device detects a rising edge, it will remain high for trent typical), then the Single-Wire device generates a presence pulse by pulling the bus low for trent (8T in typical). After that the bus is released and pulled back to high by the external pull-up resistor, at least keeping the 6T time. Thus, the entire Single-Wire device response cycle is at least trent trypical). After that, the host can begin to transfer the ROM command. If user needs more precise communication time match, the host can measure the Single-Wire device response trent (8T in typical) low pulse, and adjust the time of the original Device Reset pulse, treeset, and the read sampling timing. Once the device successfully captures the communicate reset pulse, it will use it to set the communication speed.






Figure 7 Device Reset Timing Diagram

#### 2.4 Single-Wire Timing

After complete reset successfully on Single-Wire bus, the next step is to perform ROM Function command and/or Device Function command. The following section is to descript the bit transmission. All Single-Wire devices require to strictly comply with Single-Wire communication protocol to ensure data integrity. The protocol defines several signal types: device reset pulse, presence pulse, write "0", write "1", read "0" and read "1". All these signals except presence pulse are synchronous signals issued by the host. And all the commands and data are the low byte first which is different from other serial communication format (high byte first).

During Write Time Slot the host writes data to a Single-Wire device; and during the Read Time Slot, the host reads the data from the Single-Wire device. In each time slot, the bus can only transmit one bit data.

#### **Write Time Slot**

There are two write time slot modes: write "1" and write "0" slot. The host writes into Single-Wire device "1" by using a write "1" slot, and the host writes into Single-Wire device "0" by using write "0". All write time slots are at least  $t_{SLOT}$  (4\*T +  $t_{REC}$  in typical), and need the recovery time at least 3µs between two separate time slots. Two kinds of write slots start with pull-down bus by the host shown in below Figure. To produce a write "1" slot, the host must release the bus within  $t_{W1L}$  (<= 1\*T) after pulling down for 1us, and then the bus is pulled-up by an external pull-up resistor on the bus. To produce a write "0" slot, after the host is pulling the bus low, it maintains a low level during the entire time slot, that is  $t_{W0L}$  (> = 4T). During the write time slots, Single-Wire device samples bus level status at  $t_{SSR}$  (2\*T in typical) time. If sampling results at this time is high, then the logic "1" is written to the device; If "0", the write logic is "0".

#### **Read Time Slot**

Single-Wire device can only transmit data to the host after the host issues read time slots. After the host issues a read data command, a read time slot must be generated in order to read data from the Single-Wire device. A complete read time slot is at least  $t_{SLOT}$  (4\*T +  $t_{REC}$ ), and requires at least 3us recovery time between two separate time slots. Each time slot is generated by the host to initiate the read bit, a low-level period is required to be at least 1 $\mu$ s shown in below Figure. Once the device detects a Single-Wire bus low, the device immediately sent bit "0" or "1" on the bus. If Single-Wire device sends "1", the bus is pulled-up high by a pull-up resistor after the short low period; if sent "0", then the bus is keeping low for  $t_{DRV}$  (2\*T in typical). After that the device releases the bus from pull-up resistors and back to idle high. Therefore, the data issued by Single-Wire device after read



time slot at the beginning stay effective during time  $t_{DRV}$  (2\*T in typical). During the read time slots the host must release the bus, and samples the bus states at 2T after the start of a slot (optimum sampling time point 1T).




Figure 8 Read/Write Timing Slot Diagram

#### 2.5 Multi Devices in Single-Wire Line

This chip is also can be used multi devices connection to Single-Wire line in hardware configuration. The connection is shown as below Figure. For such hardware configuration, please contact Sensylink sales to apply reference code of software.






Figure 9 Multi Devices in Single-Wire Line




Figure 10 Multi devices in parasitic power supply mode



#### 3 Software Reference Code

Below lists important function software code based on C++ language, which is a reference for user.

```
2. uchar CT1820BInit()
3. {
4.
       DSPORT = 0;
                             //pull-low bus
5.
       delay600us();
                             //delay 450us to 650us
6.
       DSPORT = 1;
                             //pull-high bus
7.
       Delay50us();
8.
       if(DSPORT) return 0; //tdph=2*T;
9.
       Delay100us();
10.
       if(!DSPORT)return 0; //tdpl=8*T
11.
       delay20us();
12.
       return 1;
                             // Return 1, initialization success
13.}
14.
15.void CT1820BWriteByte(uchar dat)
16.{
17.
       uint j;
18.
       for(j=0; j<8; j++)</pre>
19.
20.
           DSPORT = 0;
                                 //pull-low bus with 1us
21.
           i++;
22.
           delay7us();
           DSPORT = dat & 0x01; //write one-bit data with LSB in first
23.
24.
           delay50us();
           DSPORT = 1; //release bus at least 1us for next bit on the bus
25.
           dat >>= 1;
26.
27.
28.}
29.
30.char CT1820BReadByte()
31. {
32.
       char byte, bi;
33.
       uint i, j;
34.
       for(j=8; j>0; j--)
35.
           DSPORT = 0;//pull-low bus with 1us
36.
37.
           DSPORT = 1;//then release bus
           bi = DSPORT;
                          //Read Data from bus, LSB in first
38.
           /*move byte 1-bit to right, & move bi 7-bit to left*/
39.
40.
           byte = (byte >> 1) | (bi << 7);
           delay48us();
41.
```





```
42.
43.
       return byte;
44.}
45.void CT1820B Temp_Conv()
46. {
47.
       CT1820BInit();
48.
       CT1820BWriteByte(0xcc);
                                     //Skip command
       delay50us();
49.
50.
       CT1820BWriteByte(0x44);
                                     //Temp converter command
51.
       delay50ms();
52.
       }
53.
54. void CT1820B Read Temp Com()
55. {
56.
       CT1820BInit();
57.
       delay200us();
58.
       CT1820BWriteByte(0xcc); //Skip ROM Command
59.
       delay200us();
60.
       CT1820BWriteByte(0xbe); //Read Register command
61.}
62.
63. float CT1820B Read Temp Degree()
64. {
65.
       float temp = 0.000;
66.
       char tmh, tml;
67.
       uint tmp;
68.
       CT1820B_Temp_Conv();
                                      //Send Temp converter command, 0x44
69.
       CT1820B_Read_Temp_Com();
                                      //Read Temp
70.
       delay20us();
       tml = CT1820BReadByte();
71.
                                      //Read LSB for Temperature in first
72.
       delay20us();
73.
       tmh = CT1820BReadByte();
                                      //Then read MSB, Reg1_T_MSB
74.
       tmp= (tmh<<8)+tml;</pre>
75.
                                      //Sign bit
       if(tmp<0x800)
76.
         temp = tmp * 0.0625
77.
       else
78.
          {
79.
            tmp^=0xffff;
80.
           tmp++;
81.
            temp = tmp * -0.0625;
82.
83.
       return temp;
84. }
```



# **Package Outline Dimensions (TO-92)**

TO-92 Unit (mm)







Cymbol	Dimensions	in Millimeters	Dimension	s in Inches	
Symbol	Min.	Max.	Min.	Max.	
Α	3.300	3.800	0.130	0.150	
A1	1.100	1.400	0.043	0.055	
b	0.380	0.550	0.015	0.022	
С	0.300	0.510	0.012	0.020	
D	4.300	4.700	0.169	0.185	
D1	3.430		0.014		
Е	4.300	4.700	0.169	0.185	
е	1.270	(TYP)	0.050 (TYP)		
e1	2.540	(TYP)	0.100 (TYP)		
L	13.000	15.000	0.512	0.590	



# Package Outline Dimensions (TO-92S-2)

TO-92S-2 Unit (mm)








Cymphol	Dimensions	in Millimeters	Dimension	s in Inches	
Symbol	Min.	Max.	Min.	Max.	
Α	1.420	1.620	0.056	0.064	
A1	0.660	0.860	0.026	0.034	
b	0.330	0.480	0.013	0.019	
b1	0.400	0.510	0.016	0.020	
С	0.330	0.510	0.013	0.020	
D	3.900	4.100	0.154	0.161	
D1	2.280	2.680	0.090	0.106	
E	3.000	3.300	0.118	0.130	
е	1.270 (TYP)		0.050 (TYP)		
e1	2.540 (TYP)		0.100	(TYP)	
L	15.100	15.500	0.594	0.610	



# **Package Outline Dimensions (MSOP-8)**








Cumbal	Dimensions	in Millimeters	Dimension	s in Inches
Symbol	Min.	Max.	Min.	Max.
Α	0.820	1.100	0.032	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.250	0.380	0.010	0.015
С	0.090	0.250	0.004	0.010
D	2.900	3.100	0.114	0.122
E	2.900	3.100	0.114	0.122
E1	4.700	5.100	0.185	0.201
е	0.650 (	BSC)	0.026 (	(BSC)
L	0.400	0.800	0.016	0.031
θ	0°	8°	0°	8°



## **Recommend Land Pattern Layout (MSOP-8)**

MSOP-8 Unit (mm)




#### Note:


- 1. All dimensions are in millimeter
- 2. Recommend tolerance is within  $\pm 0.1 \text{mm}$
- 3. Change without notice




# Package Outline Dimensions (SOP-8)

SOP-8 Unit (mm)








Cymbol	Dimensions	in Millimeters	Dimension	s in Inches	
Symbol	Min.	Max.	Min.	Max.	
Α	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.250	1.650	0.049	0.065	
b	0.33	0.51	0.013	0.020	
С	0.17	0.25	0.007	0.010	
D	4.700	5.100	0.185	0.201	
Е	5.800	6.200	0.228	0.244	
E1	3.700	4.100	0.146	0.161	
е	1.270 (	(BSC)	0.050 (BSC)		
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



## **Recommend Land Pattern Layout (SOP-8)**

SOP-8 Unit (mm)




#### Note:

- 1. All dimensions are in millimeter
- 2. Recommend tolerance is within  $\pm 0.1 \text{mm}$
- 3. Change without notice



# **Packing information**



Package type	Reel size	Reel dimension (±3.0mm)	Reel width (±1.0mm)	A0 (±0.1mm)	B0 (±0.1mm)	K0 (±0.1mm)	P (±0.1mm)	P0 (±0.1mm)	W (±0.3mm)	Pin1
MSOP-8	13'	330	12.8	5.2	3.3	1.5	8.0	4.0	12.0	Q1
SOP-8	13'	330	12.8	6.4	5.4	2.1	8.0	4.0	12.0	Q1



# **Revision History**

Version	Date	Change Content
Ver1.0	2018/11	Initial Version
Ver1.1	2019/10	1. to add TO92S-2 package
Ver1.2	2020/08	to add MSOP-8 package
Ver1.3	2021/09	2. to add SOP-8 package





# SENSYLINK Microelectronics Co., Ltd

www.sensylink.com

#### **IMPORTANT NOTICE**

SENSYLINK Microelectronics Co., Ltd reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described here in or to discontinue any product or service. Customers should obtain the latest relevant information before placing orders and should verify the latest and complete information. SENSYLINK Microelectronics does not assume any responsibility for use of any product, nor does SENSYLINK Microelectronics any liability arising out of the application or use of this document or any product or circuit described herein. SENSYLINK Microelectronics assumes no liability for applications assistance or the design of Customers' products. Customers are responsible for their products and applications using SENSYLINK Microelectronics components. SENSYLINK Microelectronics does not convey any license under its patent or trademark rights nor the other rights.

SENSYLINK Microelectronics Co., Ltd©2021